Cyclone V - CRC_ERROR Automatic Reconfiguration

[AngelVillanueva]

Hi,

We have developed a board with a Cyclone V FPGA and we want to implement automatic reconfiguration in case a CRC_ERROR is detected in user mode.

For example, if a SEU alters FPGA configuration data. 

In our prototype, we connected the CRC_ERROR pin to an inverting buffer, and the output of the buffer to nCONFIG.

According to the FPGA documentation, CRC_ERROR goes high when a CRC error is detected, then nCONFIG goes low, an automatic reconfiguration is achieved.

However, our implementation causes an error during FPGA configuration. When we try to program the FPGA, the programmer gives an error.

Disconnecting nCONFIG from CRC_ERROR inverter, solves the error, and the FPGA is configured correctly.

When the FPGA is "empty", CRC_ERROR is high by default, maybe if nCONFIG is low during the configuration process, it is interpreted as an error.

Can you help us about how to implement automatic reconfiguration when CRC_ERROR is detected?

[NurAiman_M_Intel]

Hi,

In the datasheet, it mention "When enabled, the user mode error detection process activates automatically when the FPGA enters user

mode. The process continues to run until the device is reset even when an error is detected in the current frame."

Meaning that when CRC error is detected, you will need to reset the device by setting the nConfig to low to reconfigure it again. the nConfig will not go low by itself if the CRC error is detected.

https://www.intel.com/content/www/us/en/docs/programmable/683075/current/test-methodology-of-error-detection.html

Regards,

Aiman

[NurAiman_M_Intel]

We do not receive any response from you to the previous answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you