DE0-Nano-SoC LVDS - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

DE0-Nano-SoC LVDS

1,548 Views

Hi,

I want to know how to configure the GPIO pins in the DE0-Nano-SoC so I can have LVDS inputs.

Link Copied

1 Reply

821 Views

Hi, Can you please check the following forum thread: https://forums.intel.com/s/question/0D50P00003yyNgXSAU/lvds-and-de0nano Regards.

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.