- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Is there a reason for the differences in the Megawizard generator when you generate the HPCII controller in SOPC builder vs. generating it in Quartus?
Examples in differences: Quartus generation will generate signals such as mem_odt: std_logic_vector[0 downto 0] where SOPC generations will mem_odt : std_logic ?Link Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
when SOPC Builder ports out the odt signal from the core to the outside world, it must recognize the 1 bit bus and export as std_logic. you could check to see if this is the case in your <sopc_name>.vhd
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Yep that is it. Thanks!
How about looking at my new post?
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page