Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20746 Discussions

Difference in Megawizard HPCII controller

Altera_Forum
Honored Contributor II
1,200 Views

Is there a reason for the differences in the Megawizard generator when you generate the HPCII controller in SOPC builder vs. generating it in Quartus? 

 

Examples in differences: 

 

Quartus generation will generate signals such as mem_odt: std_logic_vector[0 downto 0] 

 

where  

 

SOPC generations will mem_odt : std_logic 

 

?
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
281 Views

when SOPC Builder ports out the odt signal from the core to the outside world, it must recognize the 1 bit bus and export as std_logic. you could check to see if this is the case in your <sopc_name>.vhd

0 Kudos
Altera_Forum
Honored Contributor II
281 Views

Yep that is it. Thanks! 

 

How about looking at my new post?
0 Kudos
Reply