How to use less hardened DSP blocks in Arria10? - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

How to use less hardened DSP blocks in Arria10?

986 Views

Hi, I'm using DSP Builder and I have to do a matrix complex multiplication in it. I'm using the device arria 10 that has hardened floating point DSP blocks. Please, have you any ideas to reduce the number of DSP blocks or can you suggest to me any document that can help me ?

Thank you in advance.

Link Copied

1 Reply

242 Views

Reduce parallelism = less DSP = less performance

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.