I Reconfig Clock FPGA - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

I Reconfig Clock FPGA

273 Views

I am in the early stages of designing a 100 Gb F tile.

Can i reconfig clock come from a pll or does it have to be its own dedicated clock from the fabric?

Link Copied

2 Replies

245 Views

Hi,

Can you please clarify which clock signal are you talking about in the diagram? The Reference clk(s) at the bottom? Or the i_clk_rx and i_clk_tx ?

Regards

Copy link

226 Views

Hi,

Any comment on my previous query?

Regards

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.