Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20754 Discussions

What's the parameter 'pfd_clk_select'?

Altera_Forum
Honored Contributor II
‎04-29-2008 08:48 AM
915 Views

Today, I built a new QuartusII project. The project include two ALT2GXB block, I don't assign the pins. When I compile this project. Quartus point out a error : 

 

Error: WYSIWYG primitive "channel_quad[0].pll0" has CLK[2] port that must be connected because parameter pfd_clk_select is set to 2 

 

What's the parameter pfd_clk_select? How to solve it? 

 

Thank you!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-29-2008 11:07 AM
223 Views

If the ALT2GXB pll_clk port miss source or has a wrong source, Quartus will show this error. 

 

But I don't know what's the parameter pfd_clk_select mean?
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.