cyclone V Hard Memory Controller

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

cyclone V Hard Memory Controller

1,046 Views

Hi all.

I have to build up a system with a cyclone V series E (A5 U19)

I use a ddr2 memory but i have some problems how to connect to hard memory controller.

I have viewed some altera handbooks like "cyclone V handbook" and "external memory interface handbook", but I have't fuond guidelines how to connect all ddr2 memory pins to fpga.

Banks i want to use with HMC are 3B and 4A

The only reference i found in "5CEFA5 pinout" (in the site section "pin-out files for altera devices" ) a column of the table indicates "HMC pin assignment for ddr3" but I don't know if it's ok for my solution.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.