Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20777 Discussions

problem with quartus II

Altera_Forum
Honored Contributor II
996 Views

Hi! 

I use the Quartus II 6.1 in my work 

when implanting my program on the FPGA (Altera Startix), in the NIOS II in the software part of my project. 

in the console, this problem percists: 

Using cable "USB-Blaster [USB-0]", device 1, instance 0x00 

Pausing target processor: OK 

Reading System ID at address 0x00810828: does not match 

ID value does not match: read 0xE47B14E5; expected 0xD0E90EBE 

Timestamp value does not match: image on board is older than expected 

Read timestamp 20:51:20 2008/03/12; expected 9:59:00 2008/03/13 

The software you are downloading may not run on the system which is currently 

configured into the device. Please download the correct SOF or recompile. 

Restarting target processor
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
308 Views

This would be better answered on the Nios Forum website, where there's a lot of information on this topic. 

 

The answer is that every time you change your SOPC Builder system (even inadvertently), you need to re-compile in Quartus II. The tools are trying to prevent you from using software with a non-matching hardware design. It's not a bug, but rather a very useful feature... 

 

You _can_ override this functionality (it's documented in the Nios II IDE help), but I'd advise against it. 

 

Cheers, 

 

- uraslacker
0 Kudos
Reply