Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20811 Discussions

"Dual Configuration" IP-Core (MAX 10) - Timing issue

Amir3
New Contributor I
525 Views

Hey,

 

I'm using a 10M16SAU169I7G with "Dual Configuration" IP-Core. There is 1 Clock in the design and its rate is ~14[MHz]. 

 

Timing analysis process:

  1. At first, I got this warning:

    Amir3_0-1696315329429.png

     

  2. After setting "ru_clk" to the same rate as "CLK_UART", I got a 'Failing path' warning when the Lanch Clock is the "ru_clk" and the Latch clock is the "CLK_UART". when I click on "Locate node in the design file", I'm taken to the IP-Core design files.

 

I don't understand how to fix this problem.

 

Thanks.

 

Labels (1)
0 Kudos
4 Replies
sstrell
Honored Contributor III
503 Views

Did you set the clock frequency appropriately in the parameter settings for the IP?  Can you show your .sdc?

And this single clock is the only clock in your entire design?  Can you show the details of the failing timing path from the timing analyzer?

0 Kudos
RichardTanSY_Intel
460 Views

This might be related to the KDB below:

Could you try to use the timing constraint stated in the KDB so that the RU_CLK runs at half the rate of the input clock.

https://www.intel.com/content/www/us/en/support/programmable/articles/000080607.html

 

FYI, the MAX 10 FPGA Configuration User Guide states that the Altera Dual Configuration IP generates RU_CLK that runs at half the rate of the input clock.

capture.JPG

Best Regards,

Richard Tan

 

p/s: If you find any answers from the community or Intel Support to be helpful, we encourage you to mark them as the best answer or rate them 4/5 in the survey. 

 

0 Kudos
RichardTanSY_Intel
407 Views

Dropping a note to ask if my last reply was helpful to you?

Do you need any further assistance from my side? 

 

Best Regards,

Richard Tan

 

0 Kudos
RichardTanSY_Intel
359 Views

We noticed that we haven't received a response from you regarding the latest previous question/reply/answer, and will now transitioning your inquiry to our community support.

We apologize for any inconvenience this may cause and we appreciate your understanding.

If you have any further questions or concerns, please don't hesitate to let us know.

Thank you for reaching out to us!

 

Best Regards,

Richard Tan

 

p/s: If you find any answers from the community or Intel Support to be helpful, we encourage you to mark them as the best answer or rate them 4/5 in the survey. 


0 Kudos
Reply