- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi ,
Our company is a DRAM manufacturer, and during product development, we need to read the R-DRAM voltage. We would like to understand your CPU's SMBus configuration and control method. Could you provide a simple process or sample code for this?
I am using EDK2 code to develop a testing program in the UEFI environment.
CPU : Intel(R) Xeon(R) W5-3435X
MB : ASUS Pro WS W790-ACE
Thanks.
Regards,
Devin
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Devin_Chang
Greetings from Intel.
Hope you are doing well.
Could you please let us know if the processor was purchased separately or its embedded.
So that we can proceed further accordingly.
Best Regards,
Mohammed Ali CM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Mohammed Ali CM,
Thank you for your reply.
My processor was purchased separately and paired with the ASUS Pro WS W790-ACE platform.
Best Regards,
Devin
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Devin,
Greetings!
You may refer to the links below that would provide an insight on your query. If there is any other concern, do let us know.
- https://www.intel.com/content/www/us/en/content-details/614073/intel-xeon-processor-scalable-family-datasheet-volume-two-registers.html?DocID=614073
- https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/2nd-gen-xeon-scalable-datasheet-vol-1.pdf
Thank You and Best Regards,
Ragulan_Intel
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Ragulan,
Thank you for providing the related documents.
I have a 2024 document here, and the SMBus configuration in it shows completely different register addresses (Bus:Device:function) compared to the 2021 document you provided.
Please confirm which one I should use.
612246_SPR_EDS-R_Rev_2_4.pdf
4th Gen Intel® Xeon® Processor
Scalable Family, Codename Sapphire
Rapids
Registers Specification
Rev. 2.4
May 2024
Intel Confidential
Could you also provide a simple code example or configuration process?
Best Regards,
Devin
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Devin_Chang,
Greetings!!
I wanted to confirm that Document ID 612246 is indeed the correct document regarding your inquiry about the SPR. However, I regret to inform you that we are unable to provide a code example at this time.
For further assistance, I recommend reaching out to your Intel Representative, who can offer the support you need.
Thank you for your understanding, and please let me know if you have any other questions.
Regards,
Vishal Shet P
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Devin,
Greetings for the day!
Thank you for your response. We kindly request some time to check the details and provide you with an update.
We appreciate your understanding!
Regards,
Poojitha
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
HI Devin_Chang
Greetings from Intel.
Hope you are doing well.
We request you to please reach out to intel embedded community for more information. Below is the link.
https://community.intel.com/t5/Embedded-Products/ct-p/embedded-products
Best Regards,
Ali
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page