How to implement a 256B PCIe Burst Transfer on Intel Architecture

Software Tuning, Performance Optimization & Platform Monitoring

Discussion regarding monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform updating.

How to implement a 256B PCIe Burst Transfer on Intel Architecture

654 Views

Hi All,

We are trying to transfer data between two memory regions through PCIe transactions. The goal is to transfer the largest possible size in a single burst to fully utilize the system bus and PCIe bus bandwidth. Our CPU model name is "i7-11700K".

We have tried to transmit 64B through the core bus interface unit.

_mm512_store_si512

Now we also want to try to transfer bigger sizes, like 256B or 512B etc, in a single burst. Could you please give some advice? It is best to provide some white papers or weblinks so that it can be implemented programmatically. Thank you very much.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.