Topics with Label: System]| SDRAM| Pin Assignment |Security | UART | SPI [Master|Slave] | USB OTG)
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your profile.
- Intel Community
- Product Support Forums
- FPGA
- Intel® SoC FPGA Embedded Development Suite
- Topics with Label: System]| SDRAM| Pin Assignment |Security | UART | SPI [Master|Slave] | USB OTG)
- Mark all as New
- Mark all as Read
- Float this item to the top
- Subscribe
- Bookmark
- Subscribe to RSS Feed
|
11 Replies
1364
Views
|
11
|
1364
|
-
Architecture (Cortex A9|A53 MPU|DMA|CAN Controller|Ethernet MAC|SDMMC|QSPI|NAND|AMBA AXI|I2C)
5 -
Architecture (Managers [Reset
2 -
Clock
4 -
Compilation
7 -
driver
1 -
HW Dev (Booting|Flash|Debug|Platform Designer|Simulation|Quartus Prime Compilation)
13 -
Kernel]|Other Linux|Baremetal Development)
7 -
Legacy Ethernet Products
1 -
SW Dev (Device Tree Generator|SOPC2DTS|Angstrom|Yocto|HAL|HWLIBS|HWLIBS Example Design)
1 -
SW Dev (EDS [DS-5| BSP Editor| General| Example Designs]|3rd Party Product|OS)
5 -
SW Dev (Linux FPGA [Device Tree
5 -
SW Dev (UEFI Bootloader|First|Second Stage Bootloader|MPL|U-Boot SPL|Preloader)
11 -
System]| SDRAM| Pin Assignment |Security | UART | SPI [Master|Slave] | USB OTG)
1
Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.
Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
For more complete information about compiler optimizations, see our Optimization Notice.