"FPGA" Posts in "Application Acceleration With FPGAs"

Top Taggers

User

Count

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Terms of Use
*Trademarks
Cookies
Privacy
Supply Chain Transparency
Site Map

	Firmware for Intel FPGA PAC by BLB Beginner in Application Acceleration With FPGAs 06-22-2023 0 2	0	2
	Error Code: 78 when dla_compile by RubenPadial New Contributor I in Application Acceleration With FPGAs 05-31-2023 0 7	0	7
	OpenCL bitstream unsigning crashes - Arria 10 PAC Card by Saikiranbelana Novice in Application Acceleration With FPGAs 05-16-2023 0 10	0	10
	FPGA plugin integration with Slrum Workload Manager by Saikiranbelana Novice in Application Acceleration With FPGAs 04-17-2023 0 8	0	8
	ERROR: Unable to find Intel(R) FPGA OpenCL platform. by manos_pavlidakis Beginner in Application Acceleration With FPGAs 12-29-2021 0 2	0	2
	FPGA DevCloud: aocl diagnose missing "FPGA" device by E-Hong New Contributor I in Application Acceleration With FPGAs 09-29-2021 0 2	0	2
	Local memory ram block consumption opencl report by JJaco16 Novice in Application Acceleration With FPGAs 09-07-2021 0 6	0	6
	Intel OneApi and Stratix 10 GX MMD MMD JTag problem by MDavi68 Novice in Application Acceleration With FPGAs 02-28-2021 0 2	0	2
	Intel FPGA for Opencl by GTese New Contributor I in Application Acceleration With FPGAs 11-01-2020 0 4	0	4
	FPGA Design service providing benefits by FPGA_Designer Novice in Application Acceleration With FPGAs 10-21-2020 0 7	0	7
	Error compiling OpenCL kernel for FPGA after license install by anaza3 Novice in Application Acceleration With FPGAs 08-23-2020 0 2	0	2
	Error when I run vector-add example on FPGA OpenCL. ERROR: Unable to find Intel(R) FPGA OpenCL platform. by anaza3 Novice in Application Acceleration With FPGAs 08-03-2020 0 3	0	3
	Error in AOC compilation by anaza3 Novice in Application Acceleration With FPGAs 05-15-2020 0 2	0	2
	Problem in compiling and running the dma_afu example ? by msolt Beginner in Application Acceleration With FPGAs 02-12-2020 0 3	0	3
	IP Cores required for generating programming file for PAC with Arria 10 GX FPGA by RBash Novice in Application Acceleration With FPGAs 02-04-2020 0 0	0	0
	Shift register implementation by ADua0 Beginner in Application Acceleration With FPGAs 01-09-2020 0 1	0	1
	Can't run DSE II on a high performance computer. by SAbde7 Beginner in Application Acceleration With FPGAs 11-19-2019 0 9	0	9
	How can I use a specific compilation/exploration point from DSEII for my actual project? by SAbde7 Beginner in Application Acceleration With FPGAs 11-07-2019 0 12	0	12
	Power measurement of Arria 10 FPGA by ADua0 Beginner in Application Acceleration With FPGAs 10-23-2019 0 6	0	6
	What are seeds? by SAbde7 Beginner in Application Acceleration With FPGAs 09-12-2019 0 1	0	1
	Dsp utilization for arithmetic operations by ADua0 Beginner in Application Acceleration With FPGAs 09-05-2019 0 2	0	2
	Intel Opencl memory issue by ADua0 Beginner in Application Acceleration With FPGAs 09-04-2019 0 1	0	1
	Intel opencl kernel execution by ADua0 Beginner in Application Acceleration With FPGAs 08-24-2019 0 5	0	5
	How do I use the Avalon MM slave template to connect a PCIE DMA to FIFOs inside my custom logic? by SAbde7 Beginner in Application Acceleration With FPGAs 08-14-2019 0 3	0	3
	Intel Opencl FPGA memory bandwidth by ADua0 Beginner in Application Acceleration With FPGAs 08-08-2019 0 1	0	1