hidden text to trigger early load of fonts ПродукцияПродукцияПродукцияПродукция Các sản phẩmCác sản phẩmCác sản phẩmCác sản phẩm المنتجاتالمنتجاتالمنتجاتالمنتجات מוצריםמוצריםמוצריםמוצרים

"FPGA" Posts in "Programmable Devices"

cancel
Turn on suggestions
Showing results for 
Search instead for 
Did you mean: 
21322 Discussions
Latest Tagged
Nicole04

Agilex™ 5 EMIF IP for Hard Processor Subsystem (HPS) in Quartus 24.3.1

by Nicole04 New Contributor I in Programmable Devices 03-11-2025
0 9
0
9
Nicole04

Agilex 5 Unused HSIO Banks

by Nicole04 New Contributor I in Programmable Devices 03-10-2025
0 3
0
3
ADHISH

Request of Physical Component Dimensions for 5CGXFC7D6F31I7N

by ADHISH Beginner in Programmable Devices 01-27-2025
0 3
0
3
Nicole04

Agilex 5 Power Rail LC Filters

by Nicole04 New Contributor I in Programmable Devices 01-08-2025
0 6
0
6
Nicole04

Agilex 5 FPGA E-Series Configuration Flash Memory

by Nicole04 New Contributor I in Programmable Devices 12-13-2024
0 2
0
2
Nicole04

Agilex 5 HPS UART0

by Nicole04 New Contributor I in Programmable Devices 12-04-2024
0 5
0
5
Nicole04

eMMC version for Agilex 5 FPGA Soc

by Nicole04 New Contributor I in Programmable Devices 12-04-2024
0 3
0
3
RRReed

Maximum external DDR4 memory capacity supported by Agilex 7 M- and I-Series?

by RRReed Beginner in Programmable Devices 11-18-2024
0 4
0
4
Marti3

FPGA/CPLD for military project

by Marti3 Beginner in Programmable Devices 10-29-2024
0 3
0
3
anonimcs

Can't boot HPS with Early Release

by anonimcs New Contributor III in Programmable Devices 10-13-2024
0 3
0
3
annoyedhuman6969

MSL and ESD info

by annoyedhuman6969 Novice in Programmable Devices 08-22-2024
0 3
0
3
SDatsenko

FPGA Cyclone avaliability

by SDatsenko Novice in Programmable Devices 06-06-2024
1 9
1
9
CosmoKramer

help with signal tap - copy and group

by Employee in Programmable Devices 04-04-2024
0 3
0
3
asp211

DE10-Lite LED segment seems broken

by asp211 Beginner in Programmable Devices 03-28-2024
0 6
0
6
Gertschi

FPGA Download Cable (1) CE Certificate / Declaration of Conformity

by Gertschi Beginner in Programmable Devices 03-04-2024
0 6
0
6
WFitt

eSPI Agent Core

by WFitt Novice in Programmable Devices 02-22-2024
0 8
0
8
Vladislav-Butko-bvo

Can I synthesize HDL, obtained as a result of DPC++ compilation, in Vivado for Xilinx FPGA?

by Vladislav-Butko-bvo New Contributor I in Programmable Devices 01-21-2024
0 6
0
6
hexxx

Selection a FPGA/CPLD

by hexxx Beginner in Programmable Devices 01-08-2024
0 3
0
3
anonimcs

Logic cells vs Byte conversion

by anonimcs New Contributor III in Programmable Devices 11-22-2023
0 7
0
7
CLi19

"Can't recognize silicon ID for device 1" while programming FLASH

by CLi19 Beginner in Programmable Devices 11-16-2023
0 4
0
4
Sooraj

FPGA Cyclone10LP

by Sooraj Beginner in Programmable Devices 11-15-2023
0 2
0
2
SMS

MAX10 UFM Read Operation

by SMS Beginner in Programmable Devices 10-26-2023
0 3
0
3
anonimcs

Change VHDL generic via command line for synthesis

by anonimcs New Contributor III in Programmable Devices 10-18-2023
0 7
0
7
ydouard

Package and Thermal Model for AGILEX 5 serie D A5D025

by ydouard Novice in Programmable Devices 10-16-2023
0 3
0
3
tedh4ddv

multiple sof fpga configuration files stored in single flash

by tedh4ddv New Contributor I in Programmable Devices 10-02-2023
0 11
0
11
li.common.scroll-to.top

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.