"Hls" Posts in "Intel® High Level Design"

Top Taggers

User

Count

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Terms of Use
*Trademarks
Cookies
Privacy
Supply Chain Transparency
Site Map

	high part of mm_host address are x state in quartus simulation. by chalie_Robert Beginner in Intel® High Level Design 04-14-2024 0 3	0	3
	Intel HLS compiler does not find includes by Paba Novice in Intel® High Level Design 08-22-2023 0 8	0	8
	problems with non-blocking read pipe by ralfgad Beginner in Intel® High Level Design 10-05-2022 0 0	0	0
	Manual simulation of a HLS design failed by ettjaakko Beginner in Intel® High Level Design 08-24-2021 0 3	0	3
	modelsim.ini used when running vlog in i++ compilation for cosimulation. by jmitrevs Novice in Intel® High Level Design 06-09-2021 0 7	0	7
	Difference between Standard and Pro editions of HLS by ettjaakko Beginner in Intel® High Level Design 05-23-2021 0 1	0	1
	Component Done signal remains asserted in FPGA, not in Simulation by derSpieler Beginner in Intel® High Level Design 05-02-2021 0 1	0	1
	HLS cosim error with acl_altera_syncram_wrapped.sv by jmitrevs Novice in Intel® High Level Design 04-09-2021 0 4	0	4
	Intel HLS (20.2) - problem with compiling more than 2 inputs writing into 1 output (one at time) by Pan Beginner in Intel® High Level Design 08-19-2020 0 3	0	3
	Intel HLS compiler error when generating testbench. Suggestions? by ost Novice in Intel® High Level Design 07-08-2020 0 2	0	2
	using HLS to generate a simple non-stalling feedforward pipeline with a deterministic latency by AHsu32 Novice in Intel® High Level Design 05-07-2020 0 3	0	3
	HLS support in Lite 19.1 by SParv4 Beginner in Intel® High Level Design 04-22-2020 0 9	0	9
	Intel HLS (19.4) - Not supported device family except Stratix 10 by Pan Beginner in Intel® High Level Design 03-17-2020 0 9	0	9
	Intel HLS (19.3) - Bad implementation of memory. by Pan Beginner in Intel® High Level Design 03-06-2020 0 7	0	7
	Is there any good source for HLS with a very basic example? by TRoa New Contributor I in Intel® High Level Design 02-24-2020 0 8	0	8
	Could not solve the Error: Modelsim (vsim) is not on the path in HLS. by SOZDO Beginner in Intel® High Level Design 12-17-2019 0 6	0	6
	How to install tools for OPAE/HLS workflow under Intel Acceralation Stack? by liuyz Beginner in Intel® High Level Design 10-21-2019 0 1	0	1
	Generated code by Intel HLS does not work by HGuer2 Beginner in Intel® High Level Design 05-27-2019 0 21	0	21
	Intel HLS Compiler - BEGIN Failed - Compilation Aborted. by SÖzdo Beginner in Intel® High Level Design 05-14-2019 0 1	0	1