cancel
Showing results for 
Search instead for 
Did you mean: 
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

DisplayPort Design Examples

DisplayPort Design Examples

Introduction

This page summarizes all the DisplayPort Design Examples on the AlteraWiki.

These demonstrate Altera DisplayPort Sink (RX) and Source (TX) functions using a video loop-through system. DisplayPort is a next-generation video interface display technology. The Video Electronics Standards Association (VESA) developed the standard as an open digital communication interface for internal chip-to-chip and external box-to-box digital display connections such as: 

• Interfaces within a PC or monitor 

• Interfaces between a PC and monitor or projector 

• Interfaces between a PC and TV 

• Interfaces between a device (e.g. DVD player) and TV 

DisplayPort uses packetized data transmission and embeds the clock signal in the serial data stream. It can transmit audio, video, or both simultaneously. It also includes a bidirectional, half-duplex auxiliary (AUX) channel for the link and device management. The Hot Plug Detect (HPD) causes the DisplayPort source to initiate the link via AUX channel. 

TX Only (left) | TX-RX (right) 

7/73/Monitor_color_bars.jpg

Monitor_color_bars.jpg

( Monitor color bars.jpg - click here to view the image )

Monitor_pic.jpg

a/af/Monitor_pic.jpg ( Monitor pic.jpg - click here to view the image )

Design Examples

Arria 10 DisplayPort Design Example 16.0 (TX Only)

Arria 10 DisplayPort 4Kp60 with Video and Image Processing Pipeline Re-transmit Reference Design

DisplayPort Design Example 15.1 (TX-RX) 

DisplayPort Design Example 15.1 (TX Only) 

 

DisplayPort Design Example 14.0 (TX-RX) 

DisplayPort Design Example 14.0 (TX Only) 

 

DisplayPort Design Example 13.1 (TX-RX) 

DisplayPort Design Example 13.1 (TX Only) 

Attachments
Version history
Last update:
‎08-20-2020 04:31 PM
Updated by:
Contributors