Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Question about shadow register

Altera_Forum
Honored Contributor II
‎04-05-2012 05:50 AM
1,444 Views

Dear all, 

As describe in NIOSii reference book, when nios answer interrupt, the register is automatically switch to shadow ones configure with EIC.  

When NIOS executing ISR, the status of NIOSii is 0x418(shadow register 1, IL 1 and IH is set ), quiting ISR with eret (estatus 0x0), the status is  

set to 0, but sp is not changing back to the settings of original register, and actually I think NIOS SBT seems stopping update all the register value. 

I wonder if anyone know why NIOS SBT stop updating register value when 

returning from isr, or am I eret in the wrong way that the CPU failed to change back to origin register. 

Thanks very much!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎05-14-2014 07:44 PM
513 Views

Hi, 

 

I know its been a long time but were you able to figure out what was causing this issue? I've run into a similar problem and would appreciate you sharing your experience. 

 

Thanks!
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.