Product Support Forums

cancel
Turn on suggestions
Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type.
Showing results for 
Search instead for 
Did you mean: 
Featured Discussions
DavidO_Intel

Remediate CrowdStrike Falcon® update issue on Windows systems with Intel vPro® technology

by DavidO_Intel 07-19-2024
in Intel vPro® Platform
Step-by-Step Guide: Using Intel vPro® technology and Intel® Endpoint Management Assistant (EMA) to remediate Blue Screen Of Death (BSOD) error from CrowdStrike ...
4 0
skbeh

Agilex® 7 P-Tile Multi-Channel DMA Debug Toolkit isn't working in Quartus® v22.4

by skbeh 05-29-2023
in FPGA Intellectual Property
This is an issue sharing of Agilex P-tile MCDMA PCIe Debug Toolkit :Agilex® 7 P-tile Multi Channel DMA Intel® FPGA IP for PCI Express Debug Toolkit isn't workin...
1 1

Forums

Post a Question
Discussions in Product Support Forums
Post a question
Rajashekar001

Error in u-boot.

by Rajashekar001 Beginner in FPGA, SoC, And CPLD Boards And Kits 10-13-2024
0 3
0
3
MentorTseng

I210 SDP/ I2C communication issue

by MentorTseng Beginner in Ethernet Products 10-13-2024
0 0
0
0
Ievgen_Verbytskyi

FPGA board donation

by Ievgen_Verbytskyi Beginner in Intel® FPGA University Program 10-13-2024
0 1
0
1
aiedb

invalid module format LKM DE1-SOC

by aiedb Beginner in FPGA, SoC, And CPLD Boards And Kits 10-13-2024
0 2
0
2
sunyeong

How to use LW HPS to FPGA Bridge in Arria10 HPS?

by sunyeong Beginner in FPGA, SoC, And CPLD Boards And Kits 10-13-2024
0 3
0
3
Overshoteagle019

Monitor won't display on Windows 10 on Intel HD 520 graphics through HDMI

by Overshoteagle019 Beginner in Graphics 10-13-2024
0 1
0
1
Selva_Rani

Stratix 10 HPS Ethernet ping issue - Linux kernel

by Selva_Rani Beginner in FPGA, SoC, And CPLD Boards And Kits 10-13-2024
0 2
0
2
MartinMaa

Regarding the 10M02SCM153, how should the unused pins, especially CLK and PLL, be handled?

by MartinMaa Novice in Programmable Devices 10-13-2024
0 1
0
1
uniqueMR

Challenges in Programming ARM HPS on Agilex 7 I-Series DevKit: Seeking Guidance on C/C++ Deployment

by uniqueMR New Contributor I in FPGA, SoC, And CPLD Boards And Kits 10-13-2024
0 3
0
3
hui_jiang123

did the PCIe driver used in window operating system is developed by Intel or Microsoft itself

by hui_jiang123 New User in Processors 10-13-2024
0 0
0
0
JLee25

Nios V on External Memory

by JLee25 Novice in Nios® V/II Embedded Design Suite (EDS) 10-13-2024
0 1
0
1
Kiebach

Agilex 7 HPS SPI register

by Kiebach Novice in FPGA, SoC, And CPLD Boards And Kits 10-13-2024
0 3
0
3
fesg1

Core i9 14900K, is it protected by the new microcodes without enabling "Intel Default Settings"?

by fesg1 Novice in Processors 10-13-2024
0 1
0
1
sateesh999

niso ii simple server build issue

by sateesh999 Beginner in Nios® V/II Embedded Design Suite (EDS) 10-13-2024
0 18
0
18
aamodini

Transfer Data from Nios II to FPGA using Avalon-ST

by aamodini Novice in FPGA, SoC, And CPLD Boards And Kits 10-13-2024
0 4
0
4
Show More

Top kudoed authors

Epsum factorial non deposit quid pro quo hic escorol.

View all

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.