Product Support Forums

cancel
Turn on suggestions
Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type.
Showing results for 
Search instead for 
Did you mean: 
Featured Discussions
DavidO_Intel

Remediate CrowdStrike Falcon® update issue on Windows systems with Intel vPro® technology

by DavidO_Intel 07-19-2024
in Intel vPro® Platform
Step-by-Step Guide: Using Intel vPro® technology and Intel® Endpoint Management Assistant (EMA) to remediate Blue Screen Of Death (BSOD) error from CrowdStrike ...
4 0
skbeh

Agilex® 7 P-Tile Multi-Channel DMA Debug Toolkit isn't working in Quartus® v22.4

by skbeh 05-29-2023
in FPGA Intellectual Property
This is an issue sharing of Agilex P-tile MCDMA PCIe Debug Toolkit :Agilex® 7 P-tile Multi Channel DMA Intel® FPGA IP for PCI Express Debug Toolkit isn't workin...
1 1

Forums

Post a Question
Discussions in Product Support Forums
Post a question
idata

Expired Master Key - softwareoffer.intel.com

by Employee in Processors 10-07-2024
0 10
0
10
haidar007

Compliance Test with I210-IS SFP+SFI 10GSFP_Cu

by haidar007 Beginner in Embedded Connectivity 10-07-2024
0 1
0
1
kimdy

how can i solve this problem?

by kimdy New User in Intel® Quartus® Prime Software 10-07-2024
0 1
0
1
keegandent

Error (10742): Verilog HDL error: constant expression cannot contain a hierarchical identifier

by keegandent Beginner in Intel® Quartus® Prime Software 10-07-2024
0 3
0
3
AC1

address width above 32 bits are not supported in nios 2

by AC1 Beginner in FPGA, SoC, And CPLD Boards And Kits 10-07-2024
0 7
0
7
Rajashekar001

Error in u-boot.

by Rajashekar001 Beginner in FPGA, SoC, And CPLD Boards And Kits 10-07-2024
0 2
0
2
noobisme

Nios II Flash programmer download error

by noobisme Beginner in Programmable Devices 10-07-2024
0 2
0
2
aamodini

Nios to FPGA Avalon-MM

by aamodini Novice in FPGA, SoC, And CPLD Boards And Kits 10-07-2024
0 9
0
9
aiedb

invalid module format LKM DE1-SOC

by aiedb Beginner in FPGA, SoC, And CPLD Boards And Kits 10-07-2024
0 1
0
1
Rainwang

How to access the QSPI flash in PS mode?

by Rainwang New Contributor II in Programmable Devices 10-07-2024
0 2
0
2
K_Crocker

Timing for PLL clock PLL_RECONFIG~FMAX_CAP_FF

by K_Crocker Novice in FPGA Intellectual Property 10-07-2024
0 4
0
4
JianXing

下载rpd文件问题

by JianXing New User in Programmable Devices 10-07-2024
0 0
0
0
DavidMapstone

Output Encrypted Verilog Simulation Netlist with Encrypted Sources

by DavidMapstone Beginner in Intel® Quartus® Prime Software 10-07-2024
0 2
0
2
s1n2o

In VCS product line up, there is no VCS MX tool

by s1n2o Beginner in Intel® Quartus® Prime Software 10-07-2024
0 2
0
2
alexislms

get_ports of entity-bound returns TOP level ports

by alexislms Valued Contributor I in Intel® Quartus® Prime Software 10-07-2024
0 3
0
3
Show More

Top kudoed authors

Epsum factorial non deposit quid pro quo hic escorol.

View all

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.