Product Support Forums

cancel
Turn on suggestions
Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type.
Showing results for 
Search instead for 
Did you mean: 
Featured Discussions
DavidO_Intel

Remediate CrowdStrike Falcon® update issue on Windows systems with Intel vPro® technology

by DavidO_Intel 07-19-2024
in Intel vPro® Platform
Step-by-Step Guide: Using Intel vPro® technology and Intel® Endpoint Management Assistant (EMA) to remediate Blue Screen Of Death (BSOD) error from CrowdStrike ...
4 0
skbeh

Agilex® 7 P-Tile Multi-Channel DMA Debug Toolkit isn't working in Quartus® v22.4

by skbeh 05-29-2023
in FPGA Intellectual Property
This is an issue sharing of Agilex P-tile MCDMA PCIe Debug Toolkit :Agilex® 7 P-tile Multi Channel DMA Intel® FPGA IP for PCI Express Debug Toolkit isn't workin...
1 1

Forums

Post a Question
Discussions in Product Support Forums
Post a question
myrfy001

What is the relationship between sop, pvalid, hvalid and dvalid signal in RTile IP?

by myrfy001 Beginner in Programmable Devices 10-15-2024
0 0
0
0
Armando1989

MAXII CPLD VGA CONTROLLER QUESTIONS

by Armando1989 New Contributor I in FPGA, SoC, And CPLD Boards And Kits 10-15-2024
0 1
0
1
JulienC

TP-Link Archer TX50E (Intel AX210/AX1675) very slow on Ubuntu 24.04LTS

by JulienC Beginner in Wireless 10-15-2024
0 4
0
4
leestanton

Performance Issues When Running CAD Software for Designing Custom Boxes on Intel Processors

by leestanton Beginner in Processors 10-15-2024
0 3
0
3
jaxbir267

Can't use EPE or PDN with Office 365

by jaxbir267 New User in Programmable Devices 10-15-2024
0 1
0
1
shivajim

r-tile pipe direct mode gen3 rxeq

by shivajim Novice in Programmable Devices 10-15-2024
0 5
0
5
Kitcendo

I am experiencing issues with being heard during calls in the program.

by Kitcendo Beginner in Intel® Unison™ App 10-15-2024
0 6
0
6
romabo

HLS i++ style IP generation with oneAPI for RTL IP integration in Quartus

by romabo Beginner in Intel® High Level Design 10-15-2024
0 6
0
6
number_7

DisplayPort IP quartus v24.1 reference design with ftile transceiver IP

by number_7 Beginner in Programmable Devices 10-15-2024
0 5
0
5
Francesco40

License issue on Linux WS

by Francesco40 Beginner in Intel® FPGA Software Installation & Licensing 10-15-2024
0 1
0
1
hemanthkaja

Example design for Arria 10 GX DevKit On-Board Display Port

by hemanthkaja Novice in Programmable Devices 10-15-2024
0 4
0
4
Oliver_I_Sedlacek

Where have the PCIe example projects for the Cyclone 4 GX gone?

by Oliver_I_Sedlacek New Contributor III in FPGA, SoC, And CPLD Boards And Kits 10-15-2024
0 6
0
6
greenlantern01

On-Chip Memory Read/Write Issue

by greenlantern01 New Contributor I in Programmable Devices 10-15-2024
0 4
0
4
jic5760

Where is the AMT USBR Protocol implementation?

by jic5760 New Contributor I in Intel vPro® Platform 10-15-2024
0 0
0
0
sgannava

Collection does not exist error while using Timing Analyzer with Intel Quartus Prime Pro 23.3

by sgannava Beginner in Programmable Devices 10-15-2024
0 2
0
2
Show More

Top kudoed authors

Epsum factorial non deposit quid pro quo hic escorol.

View all

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.