Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

accelerate cyclone V

Altera_Forum
Honored Contributor II
1,052 Views

Hi All, 

 

I am using cyclone V SOC kit from Terasic. 

 

Currentlly, I am using AXI bridge to communicate between FPGA and HPS; but I found this bridge seems to funcation with low latency. I made hps to fpga bridge connection for Light weight hps to FPGA communication. 

 

Now I want to improve throughput and letency of communication between HPS and FPGA. any one can please suggest me to do so?? 

 

P.S : I go through exaple of Datamover; so I have another question that Is it necessary to use NIOSII Qsys componebt; if yes then could anyone explain How Nios II help to improve communication between h2f and f2h? 

 

Thanks in advance.
0 Kudos
0 Replies
Reply