Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20707 Discussions

cyclone II : dual port dual clock memory possible?

Altera_Forum
Honored Contributor II
1,456 Views

There is any workaround to this problem? 

 

Error: M4K memory block WYSIWYG primitive "vram8k:vram8k_inst|altsyncram:altsyncram_component|altsyncram_3s62:auto_generated|ram_block1a0" utilizes the dual-port dual-clock mode. However, this mode is not supported in Cyclone II device family in this version fo Quartus... 

 

I am using Quartus 7.2SP1 Web edition. 

 

I am implementing a soc, and would like to have 2 ports, dual clock video memory. 

 

Thanks 

Roni
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
440 Views

The error might be related to the M4K issue in the Cyclone II errata sheet. Check the errata sheet to see whether it is OK for your design to use a setting that will let Quartus implement the memory.

0 Kudos
Altera_Forum
Honored Contributor II
440 Views

 

--- Quote Start ---  

There is any workaround to this problem? 

 

Error: M4K memory block WYSIWYG primitive "vram8k:vram8k_inst|altsyncram:altsyncram_component|altsyncram_3s62:auto_generated|ram_block1a0" utilizes the dual-port dual-clock mode. However, this mode is not supported in Cyclone II device family in this version fo Quartus... 

 

I am using Quartus 7.2SP1 Web edition. 

 

I am implementing a soc, and would like to have 2 ports, dual clock video memory. 

 

Thanks 

Roni 

--- Quote End ---  

 

 

I got the same problem, anybody knows how to make it work ? thanks
0 Kudos
Altera_Forum
Honored Contributor II
440 Views

You have to add a default parameter in Analysis & Synthesis Settings, as described in the Cyclone II Errata Sheet (shown as respective tcl command) 

 

--- Quote Start ---  

set_parameter -name CYCLONEII_SAFE_WRITE "\"RESTRUCTURE\"" 

--- Quote End ---  

 

The memory consumption is however doubled by this workaround. For known fixed devices, another setting exists.
0 Kudos
Altera_Forum
Honored Contributor II
440 Views

 

--- Quote Start ---  

You have to add a default parameter in Analysis & Synthesis Settings, as described in the Cyclone II Errata Sheet (shown as respective tcl command) 

 

The memory consumption is however doubled by this workaround. For known fixed devices, another setting exists. 

--- Quote End ---  

 

 

You're the man. It does work, thanks a lot.
0 Kudos
Reply