- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
HI, ive been trying to reset an array using the following lines:
type array_t is array (0 to 60) of integer; signal array_n : array_t:= ((others=> (others=>'0'))); but i get the following error: Error (10514): VHDL aggregate error at graph_2.vhd(24): can't determine type of aggregate -- found 0 possible types please somebody help... Kind RegardsLink Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Integer isn't a logic_vector, although it's represented by it in synthesis.
Simply write array_t:=(others=> 0)- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thank you very much FvM, it worked :D
Regards
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page