- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello! I am making a little project with blocks and everything else, a schematic project. (Quartus II 8.1 web edition)
I am using the lpm_rom. I would like to use a memory that with one clock gets the address and output the result, is there a solution for this? I am getting some troubles to synchronize my system, but this would be a good solution. Thank you!Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
lpm_rom can be operated with registered address and unregistered output, this means a latency of one clock cycle between address input and data output. Is this what you intend? Asynchronous (no-latency) operation isn't provided.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page