- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
hi,
i'm using in Cyclone 3. In Quartus 8 manual is written "If you use a Cyclone3 device, you must connect wires to EPCS device mannually". I defined in my top entity 4 signals to epcs controller, clk_to_epcs data_to_epcs data_from_epcs ncs_to_epcs after that I tried to assign these signals to pins by Pin Planner but the compilation was stopped with this error: Can't place pins assigned to pin location PIN_K1 --Pin ~ALTERA_DATA0~ is assigned to pin location PIN_K1 Clear that ~ALTERA_DATA0~ isn't my signal. What do i miss? I need a help in this issue.Link Copied
4 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I guess, you refering to this statement in QuartusHandbook
--- Quote Start --- Board-Level Design for an EPCS Device You must connect the EPCS device to the FPGA as described in the Altera Configuration Handbook. No other connections are necessary. --- Quote End --- It's about hardware design, not Quartus settings. An AS configuration device uses dedicated resources and needs no entries in Assignment Editor or Pin Planner. Just select AS configuration scheme in Device Options.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I found the solution site of Altera:
solution In Cyclone® III devices, the EPCS controller does not automatically assign its output pins to the dedicated configuration pins on the FPGA. Instead, the output pins are exported to the top level design, giving users the flexibility to connect to any EPCS devices. Therefore, in order to use the EPCS Configuration Controller the pins must be assigned manually, and the following settings must be made the Quartus® II software. Please follow these steps:- Choose settings from the assignments menu
- Click device and pin options from the Device category
- Click dual-purpose pins and then make the following changes:
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Actually, AS configuration itself is operational, if an EPCS device is connected and the correct MSEL pin-strapping is provided. Cause the FPGA is unconfigured when reading the configuration, the above settings are meaningless so far. The purpose of the quoted solution isn't explicitely said, I think.
The Pin options may be important for access to the EPCS device at runtime, e. g. when performing a configuration update through NIOS or embedding SFL in the design. Indirect AS programming through JTAG by default SFL image however is also possible without any settings in Quartus design. P.S.: Considering the problem related to the quoted solution, it's clear that it's dedicated to runtime access to EPCS (e.g. through SFL MegaFunction). --- Quote Start --- Why does my Cyclone III FPGA fail to access the EPCS device using the EPCS Controller module? --- Quote End ---- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thank you for your quick respond. I indeed didn't mark that my system based on NIOS2 design and included EPCS controller.
Any way it works.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page