- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello! I have an error Quartus when compiling the project (a problem with the CLK signal).
Error(129001): Input port CLK on atom "eth_ddr_out|comp1|ALTDDIO_OUT_component|auto_generated|ddio_outa[4]", which is a twentynm_ddio_out primitive, is not legally connected and/or configured.
The CLK circuit is normally wound up. How can I fix this error?
Link Copied
0 Replies
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page