- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The vtune reference guide describes Bus Data Ready (This Processor) event as follows:
This event counts the number of front-side bus clocks that the bus is transmitting data driven by the processor core, including full reads|writes and partial reads|writes and implicit writebacks.
My question is that:
1. Does this event count UC type of memory access?
2. Does this event count hardware and software prefetch?
3. I think this only counts the data access, not instruction memory access, right?
This event counts the number of front-side bus clocks that the bus is transmitting data driven by the processor core, including full reads|writes and partial reads|writes and implicit writebacks.
My question is that:
1. Does this event count UC type of memory access?
2. Does this event count hardware and software prefetch?
3. I think this only counts the data access, not instruction memory access, right?
Link Copied
0 Replies
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page