Analyzers
Talk to fellow users of Intel Analyzer tools (Intel VTune™ Profiler, Intel Advisor)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
5255 Discussions

CPU Load and Memory Bound Diagrams

Ayrat_S_
Beginner
‎10-24-2016 12:17 PM
547 Views

I am trying to speedup my program via parallelization. I am unable to get speedup factor more than 3 on 8-cores Core i7 CPU.
I suspect I am facing DRAM access bottleneck.
Concurrency Analysis provides very good diagram of CPU load for each  thread over time,
​Is it possible to show access memory metrics (L1, L2, L3 Bound, DRAM Bound) on this diagram?

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.