- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I am trying to access the memory handwidth usage caused by
1. Instruction fectch due to cache miss.
2. Paging, due to TLB misses and need to transfer linear address to physical address.
How can I do that?
Thanks,
1. Instruction fectch due to cache miss.
2. Paging, due to TLB misses and need to transfer linear address to physical address.
How can I do that?
Thanks,
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
is this on x86 processors?
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page