Analyzers
Talk to fellow users of Intel Analyzer tools (Intel VTune™ Profiler, Intel Advisor)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
5256 Discussions

Question on loads, stores and LLC miss count in Memory Access

Taehun_Kim
Beginner
‎09-25-2019 09:44 PM
653 Views

Hi, all.

I have been trying to profile memory access of an application using VTune.

And I have the following questions about loads, stores and LLC miss count.

 

1. Does load and store count represents loads/stores that occurred in LLC only? or does it counts every single load and store in L1, L2 and LLC?

 

2. I think LLC miss count should be the same with the DRAM access count, but what I got is DRAM access count is larger than LLC miss count. What would make this situation?

 

I attached the images for each question. 

Thanks for answering in advance.

Preview file
17 KB
Preview file
12 KB
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.