Analyzers
Community support for Analyzers (Intel VTune™ Profiler, Intel Advisor, Intel Inspector)
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
4828 Discussions

about programmic write miss

namniardniw
Beginner
542 Views
I found this term several times in the reference of VTune I am wondering what's the exact meaning of it and what's
the difference between a programmic write miss and a write miss. It seems that this term is used with RFO a lot. I want to ask whether a programmic write miss on L2 cache can result in a RFO hit on L2 cache. Thanks.


0 Kudos
1 Reply
jeffrey-gallagher
542 Views
GREAT question namniardniw.

I'm in the process of collating some expert opinion on these definitions, and will post them here as soon as I get them!

cheers

jdg
Reply