- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I have intel core i3 processor. I want to know the formulae for calculating cache miss rate for different level of caches i.e L1 L2 and L3. I have referred to the previous threads but since there are variants of formulae for the same i'm a little confused.
Link Copied
7 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Peter
Thanks for your reply.
Yes my i3 330M is Nehalem Processor.But the link that you gave mentions that we can estimate the % of cycles due to long latency data access.
However i would like to know formulae for calculating L1/L2/L3 cache misses.
Are the formulae mentioned below correct?
1. L1: L1D_CACHE_LD.I_STATE / L1D_CACHE_LD. MESI
2. L2: (MEM_LOAD_RETIRED.LLC_UNSHARED_HIT + MEM_LOAD_RETIRED.OTHER_CORE_L2_HIT_HITM) / L2_RQSTS.LOADS
3. L3: MEM_LOAD_RETIRED.LLC_MISS / (MEM_LOAD_RETIRED.LLC_UNSHARED_HIT + MEM_LOAD_RETIRED.OTHER_CORE_L2_HIT_HITM)
Thanks for your reply.
Yes my i3 330M is Nehalem Processor.But the link that you gave mentions that we can estimate the % of cycles due to long latency data access.
However i would like to know formulae for calculating L1/L2/L3 cache misses.
Are the formulae mentioned below correct?
1. L1: L1D_CACHE_LD.I_STATE / L1D_CACHE_LD. MESI
2. L2: (MEM_LOAD_RETIRED.LLC_UNSHARED_HIT + MEM_LOAD_RETIRED.OTHER_CORE_L2_HIT_HITM) / L2_RQSTS.LOADS
3. L3: MEM_LOAD_RETIRED.LLC_MISS / (MEM_LOAD_RETIRED.LLC_UNSHARED_HIT + MEM_LOAD_RETIRED.OTHER_CORE_L2_HIT_HITM)
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Quoting tanvis
1. L1: L1D_CACHE_LD.I_STATE / L1D_CACHE_LD. MESI
2. L2: (MEM_LOAD_RETIRED.LLC_UNSHARED_HIT + MEM_LOAD_RETIRED.OTHER_CORE_L2_HIT_HITM) / L2_RQSTS.LOADS
3. L3: MEM_LOAD_RETIRED.LLC_MISS / (MEM_LOAD_RETIRED.LLC_UNSHARED_HIT + MEM_LOAD_RETIRED.OTHER_CORE_L2_HIT_HITM)
2. L2: (MEM_LOAD_RETIRED.LLC_UNSHARED_HIT + MEM_LOAD_RETIRED.OTHER_CORE_L2_HIT_HITM) / L2_RQSTS.LOADS
3. L3: MEM_LOAD_RETIRED.LLC_MISS / (MEM_LOAD_RETIRED.LLC_UNSHARED_HIT + MEM_LOAD_RETIRED.OTHER_CORE_L2_HIT_HITM)
Above formulas are good in my view, you can use anythreshold - for example, .2 tojudge the result is good or bad.
Regard, Peter
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Referring to the threadhttp://software.intel.com/en-us/forums/showthread.php?t=71832i found
L1 data cache miss rate= MEM_LOAD_RETIRED.L1D_MISS/
INST_RETIRED.ANY
For L2 data cache miss = MEM_LOAD_RETIRED.L2_MISS event/
INST_RETIRED.ANY
Are these for core 2 duo processors?
Please also mention what is the difference between MEM_LOAD_RETIRED.L1D_MISS event, and L1D_CACHE_LD.I_STATE event.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
L1D_CACHE_LD counts L1D read and store, but MEM_LOAD_RETIRED.L1D counts L1D read only.
The ratio is defined by user,Misses can be divided by L1/L2/L3 access, INST_RETIRED, (with penalty) CPU_CLK_UNHALED, MEM_INST_RETIRED.LOADS, etc.
It depends onyour needs.
Regards, peter
The ratio is defined by user,Misses can be divided by L1/L2/L3 access, INST_RETIRED, (with penalty) CPU_CLK_UNHALED, MEM_INST_RETIRED.LOADS, etc.
It depends onyour needs.
Regards, peter
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks for reply again.
Further i would like to know if i can measure L1/L2/L3 cache bandwidth using vtune?
Further i would like to know if i can measure L1/L2/L3 cache bandwidth using vtune?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You are welcome:-)
There is no predefined L1/L2/L3 bandwidth analysis in VTune.
Thereispredefined "memory bandwidth" analysis in VTune.
Regards, Peter
There is no predefined L1/L2/L3 bandwidth analysis in VTune.
Thereispredefined "memory bandwidth" analysis in VTune.
Regards, Peter
![](/skins/images/D2683F18326913BBA0436CB7114DD569/responsive_peak/images/icon_anonymous_message.png)
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page