Embedded Intel Atom® Processors
Technological Conversations about Intel Atom® Hardware, Software, Firmware, Graphics
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1225 Discussions

Enabling ROM Bypass via using FIT

tKim01
Beginner
‎11-06-2019 05:10 AM
1,719 Views

Hi,

 

I have some questions regarding enabling/using the ROM Bypass for an Apollo Lake-I (E3950) processor.

How can the ROM bypass be enabled in the FIT tool? The setting is greyed out, and when the image is compiled the ROM bypass region is defined as unused.

Does the ROM bypass enable hardware strap (GPIO_39) have any effect when the region is not correctly included into the SPI flash image?

I'm using FIT version 3.1.60.2280, as released with the TXE FW release package 3.1.70.2334.

Thanks in advance,

0 Kudos

Link Copied

1 Reply
CarlosAM_INTEL
Moderator
‎11-06-2019 10:26 PM
1,512 Views

Hello, @tKim01​:

 

Thank you for contacting Intel Embedded Community.

 

We suggest you follow the procedure stated in Appendix A, on pages 28, 29, and 30 of the Apollo Lake Platform - Intel(R)Trusted Execution Engine [Intel(R)TXE]  Firmware Bring-Up User Guide {Revision 1.1, August 2016} that can be found as a reference at:

 

https://usermanual.wiki/Document/APLIntelRTXEFWBringupGuideV11.128793216/view

 

Best regards,

@Mæcenas_INTEL​.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.