- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I am looking for information or design on this.
My project needs Ethernet and 10/ 100 is enough.
I knew there's reference using DP83848 but not Cyclone 10 GX.
Unfortunately there's no hardware based on this implementation.
I noticed TSE with core variation "10/100/100Mb Ethernet MAC" can instantiate MIIGMII.
I suppose this will work with Simple Socket Server example if I only connect the MII interface.
Will this meet my requirement?
Or I can use 10/100 Small MAC instead.
Thank you!
BRs,
Johnson
1 Solution
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Johnson,
Your understanding of using 10/100 small MAC of TSE IP core is correct but Intel doesn't has reference design for 10/100 implementation.
- You need to build your 10/100 design by yourself
Or you can also leverage below TSE IP example design for ease of implementation. (Just ignore the 1000Mbps GMII function)
Intel doesn't have example design for Cyclone 10 but we do have similar design for Arria 10. The FPGA is different but the TSE IP is the same.
https://fpgacloud.intel.com/devstore/platform/15.0.0/Standard/arria-10-single-port-triple-speed-ethernet-and-on-board-phy-chip-design/
https://fpgacloud.intel.com/devstore/platform/17.1.0/Pro/arria-10-nios-ii-simple-socket-server-design-example/
Thanks.
Regards,
dlim
Link Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Johnson,
Your understanding of using 10/100 small MAC of TSE IP core is correct but Intel doesn't has reference design for 10/100 implementation.
- You need to build your 10/100 design by yourself
Or you can also leverage below TSE IP example design for ease of implementation. (Just ignore the 1000Mbps GMII function)
Intel doesn't have example design for Cyclone 10 but we do have similar design for Arria 10. The FPGA is different but the TSE IP is the same.
https://fpgacloud.intel.com/devstore/platform/15.0.0/Standard/arria-10-single-port-triple-speed-ethernet-and-on-board-phy-chip-design/
https://fpgacloud.intel.com/devstore/platform/17.1.0/Pro/arria-10-nios-ii-simple-socket-server-design-example/
Thanks.
Regards,
dlim
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Dlim,
Thank you for your answer!
Regards,
Johnson
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page