FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6228 Discussions

10/ 100 MII on Cyclone 10 GX

JLee25
Novice
458 Views

Hello,

I am looking for information or design on this.

My project needs Ethernet and 10/ 100 is enough.

I knew there's reference using DP83848 but not Cyclone 10 GX.

Unfortunately there's no hardware based on this implementation.

I noticed TSE with core variation "10/100/100Mb Ethernet MAC" can instantiate MIIGMII.

 

I suppose this will work with Simple Socket Server example if I only connect the MII interface.

 

Will this meet my requirement?

Or I can use 10/100 Small MAC instead.

 

Thank you!

 

BRs,

Johnson

0 Kudos
1 Solution
Deshi_Intel
Moderator
202 Views
Hi Johnson, Your understanding of using 10/100 small MAC of TSE IP core is correct but Intel doesn't has reference design for 10/100 implementation. - You need to build your 10/100 design by yourself Or you can also leverage below TSE IP example design for ease of implementation. (Just ignore the 1000Mbps GMII function) Intel doesn't have example design for Cyclone 10 but we do have similar design for Arria 10. The FPGA is different but the TSE IP is the same. https://fpgacloud.intel.com/devstore/platform/15.0.0/Standard/arria-10-single-port-triple-speed-ethernet-and-on-board-phy-chip-design/ https://fpgacloud.intel.com/devstore/platform/17.1.0/Pro/arria-10-nios-ii-simple-socket-server-design-example/ Thanks. Regards, dlim

View solution in original post

0 Kudos
2 Replies
Deshi_Intel
Moderator
203 Views
Hi Johnson, Your understanding of using 10/100 small MAC of TSE IP core is correct but Intel doesn't has reference design for 10/100 implementation. - You need to build your 10/100 design by yourself Or you can also leverage below TSE IP example design for ease of implementation. (Just ignore the 1000Mbps GMII function) Intel doesn't have example design for Cyclone 10 but we do have similar design for Arria 10. The FPGA is different but the TSE IP is the same. https://fpgacloud.intel.com/devstore/platform/15.0.0/Standard/arria-10-single-port-triple-speed-ethernet-and-on-board-phy-chip-design/ https://fpgacloud.intel.com/devstore/platform/17.1.0/Pro/arria-10-nios-ii-simple-socket-server-design-example/ Thanks. Regards, dlim
0 Kudos
JLee25
Novice
202 Views

Hi Dlim,

Thank you for your answer!

 

Regards,

Johnson

0 Kudos
Reply