Beacon signal for lowest power mode in PHY IP core

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Beacon signal for lowest power mode in PHY IP core

1,338 Views

HI..

Currently I works with PHY IP core with PCI Express, in that I had problem related to Beacon signal, I have no any idea about Beacon signal used in lowest power mode P2 in PCI Express, I don't know the pattern of Beacon signal and also not found any declaration about how to transmit this and detect this signal, If any one have any idea about that then please share it with me.

I attached one document for pipe interface description.

243 KB

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.