FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5982 Discussions

Beacon signal for lowest power mode in PHY IP core

Altera_Forum
Honored Contributor II
791 Views

HI.. 

Currently I works with PHY IP core with PCI Express, in that I had problem related to Beacon signal, I have no any idea about Beacon signal used in lowest power mode P2 in PCI Express, I don't know the pattern of Beacon signal and also not found any declaration about how to transmit this and detect this signal, If any one have any idea about that then please share it with me. 

I attached one document for pipe interface description.
0 Kudos
0 Replies
Reply