FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5982 Discussions

block are vacant in the ip core of PCIe.

Altera_Forum
Honored Contributor II
911 Views

file:///C:/DOCUME%7E1/RAJESH%7E1.KUM/LOCALS%7E1/Temp/moz-screenshot.png file:///C:/DOCUME%7E1/RAJESH%7E1.KUM/LOCALS%7E1/Temp/moz-screenshot-1.png in the Architecture of the Transaction Layer: Dedicated Receive Buffer per Virtual Channel page no 76, 

there are many block left black .. can u please help me what is it ..!:(

0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
119 Views

plz get me back soon

Abe
Valued Contributor II
119 Views

Since the Data and Descriptor are inputs to this block, its most likely a buffer / FIFO that stores both. Data & descriptors are for the SGDMA IP that the PCIe uses. When starting a PCIe transaction, the command and data have to be fetched from memory using the descriptor that is stored in the buffer. The software application controls the DMA, programs the descriptors and starts/stops the data transfer to the PCIe IP.

Reply