FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5152 Discussions

Agilex F P-tile Debug Toolkit shows no DUT listed after design loaded

Zhilang_X_Intel
Employee
288 Views

Issue Description: I enabled 'Debug Toolkit' feature of P-tile AVST PCIe Hard IP in Quartus and could see the PCIe endpoint in Linux, but No DUT listed in System Console after Load Design.

Tried Quartus Pro 20.1/20.2/21.1, same issue.

Hardware: AGF dev kit

0 Kudos
5 Replies
Deshi_Intel
Moderator
272 Views

HI,


Do you see any other error message in debug toolkit ?


Also, have you done following as explained in P-tile user guide doc (page 164) ?

  • When you run a dynamically-generated design example on the Intel Development Kit, make sure that clock and reset signals are connected to their respective sources and appropriate pin assignments are made. Here are some sample .qsf assignments for the Debug Toolkit:
  • set_location_assignment PIN_A31 -to p0_hip_reconfig_clk_clk
  • set_location_assignment PIN_C23 -to xcvr_reconfig_clk_clk


The reconfig_clk should be around 100MHz to 125MHz.


Thanks.


Regards,

dlim


Zhilang_X_Intel
Employee
268 Views

Hi dlim,

I do not see any errors in debug toolkit as blow:

issue.PNG

As for the assignment, I assign a 100M clk to xcvr_reconfig_clk_clk, but for p0_hip_reconfig_clk_clk, I quartus assign it to 0 after platform designer generation as below:

Zhilang_X_Intel_1-1612771959682.png

I check the toolkit clk and reset signals as below:

 
Deshi_Intel
Moderator
251 Views

HI,


Can you try pull "p0_hip_reconfig_clk_clk" to your top level project file and assign to input clock pin as suggested by the P-tile user guide doc ?


Also ensure your Agilex dev kit board is supplying correct clocking frequency to both the reconfig_clk pins.


The other thing that you can check is to verify reconfig_reset signal if available is not stuck in reset also.


Thanks.


Regards,

dlim


Deshi_Intel
Moderator
214 Views

HI,


Just to follow up is it working on your side now ?


Thanks


Regards,

dlim


Deshi_Intel
Moderator
171 Views

hi,


I do not receive any response from you to the previous question/reply/answer that I have provided in Feb.


This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel support agent.


Otherwise, the community users will continue to help you on this thread.


Thank you.


Regards,

dlim


Reply