Reference Design for Cyclone III Dev Board and data conversion

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Reference Design for Cyclone III Dev Board and data conversion

903 Views

Is there a reference design which allows me to use the Cyclone III Dev Board with the data conversion (terASIC) daughter card as a high-speed signal acquisition and waveform generation platform over triple-speed ethernet?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.