FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5943 Discussions

data conversion HSMC: max. DAC sampling rate?

Altera_Forum
Honored Contributor II
‎06-03-2009 10:31 AM
1,048 Views

Hi, 

 

I'm trying to use the DAC (on the Stratix III DSP Kit) with a sampling rate of 240MHz, but the signals at the chip are very bad and it seems that the DAC samples the data incorrectly and thus the output is wrong. 

I have been experimenting with different phases for the DAC clock (to increase the setup time) and different current strength and slew rate settings, but without success. 

It seems to me that the board is not well designed (no termination, ..). 

 

Has anybody successfully used the DAC with high (> 100MHz) frequencys?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-03-2009 11:22 AM
294 Views

You may try this simple test first(to exclude your data being the cause): 

 

inject two alternating + values directly at 240MHz and check that you get correct output (e.g. two lines spectrum at +120MHz).  

 

I will take it that your data is at 240MHz(sample rate)
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.