Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
1082 Discussions

Can you please help me out with the following problem:

deddi
Beginner
668 Views

i try to impliment this cod and ther is that Error (10822): HDL error at XOU.vhd(13): couldn't implement registers for assignments on this clock edge

library ieee; use ieee.std_logic_1164.all;     entity XOU is port (a,h,r,b:in std_logic;s:out std_logic); end XOU; architecture AXOU of XOU is begin process(h,r) begin if r='0' then s<='0'; elsif falling_edge(h)then s<='1'; else s<='0'; end if ;end process;end AXOU;

 

0 Kudos
1 Reply
Vicky1
Employee
161 Views

Hi,

just comment out the conflict line(-- else s<='0';)

 

Please let me know if you have any different concern.

Regards,

Vikas

 

Reply