Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Problem : University VWF

Altera_Forum
Honored Contributor II
834 Views

Hello everyone. I'll start by saying that my english sure it's not the best, i apologise for that; but i'll try anyway to be as clear as possibile , so i'm trying to simulate this fives clockS but i'm getting this error :( 

 

1st i've create a new verefication / debbugin files which is ==> University Program VWF , and i've added my In/Out and i get the following error ! 

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=11728&stc=1  

 

Please help me as soon as possible thanks in advance.
0 Kudos
0 Replies
Reply