Intel® Fortran Compiler
Build applications that can scale for the future with optimized code designed for Intel® Xeon® and compatible processors.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
29280 Discussions

random_init

DataScientist
Valued Contributor I
‎07-10-2018 03:42 PM
625 Views

Fortran 2018 new procedure 

call random_init(repeatable, image_distinct)

is apparently not supported by Intel Fortran compiler yet (2018 release). Is there a timeline or plans by the ifort team for adding this new procedure to the new releases of the compiler? It is a very much needed procedure for parallel applications. Thank you.

0 Kudos

Link Copied

1 Reply
Steve_Lionel
Honored Contributor III
‎07-11-2018 10:27 AM
625 Views

Given that the description of RANDOM_INIT was overhauled significantly at last month's WG5/J3 meeting, it would have been horribly premature for Intel to implement it in advance of the standard being published. The Intel team, back in the DEC days, got burned badly when they implemented the new PARAMETER statement before F77 was published. The final document changed the syntax and semantics a lot so the compiler ended up supporting both versions forever.

Fortran 2018 is not expected to be a published standard until the end of this year. I would advise against early support of any of its new features that weren't in one of the two TS documents.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.