Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
560 Discussions

Default start/busy Interface

FabianO
Novice
388 Views

Hi everyone,

 

I´m trying to understand how the default interface with start, done, busy and stall signals work. 

Is there any documentation, where i can read more about this? Specifically, if i want to integrate a hls compiled component into a system, what effect will setting the variables to 0 or 1 have?

I would guess something like: Invoke the component when start is 1 and busy is 0, returndata is valid when done is 1, dont return done = 1 when stall is 1. 

Is reset active high?

 

Thanks in advance!

0 Kudos
1 Solution
FabianO
Novice
347 Views
1 Reply
FabianO
Novice
348 Views

I found this video, which answers the question:

https://www.youtube.com/watch?v=aZYBlkcoj8Q&t=483s&ab_channel=IntelFPGA

 

Reply