AVX10/256: xrstor behavior with non-zero upper 256 bits of what would be ZMM regs

Intel® ISA Extensions

Use hardware-based isolation and memory encryption to provide more code protection in your solutions.

AVX10/256: xrstor behavior with non-zero upper 256 bits of what would be ZMM regs

480 Views

Especially with XSAVE component ZMM_Hi256 apparently remaining required to be enabled despite there not being upper halves of the low 16 vector registers, in the AVX10 doc can it please be clarified what XRSTOR behavior is going to be when encountering non-zero upper half values (and non-init state for ZMM_Hi256) in input data, when MAXVL=256?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.