Intel® ISA Extensions
Use hardware-based isolation and memory encryption to provide more code protection in your solutions.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1135 Discussions

Intel 64 documentation bug

Chris_S_3
Beginner
‎03-10-2015 05:27 PM
1,085 Views
This is for Intel 64 and IA-32 Architectures Software Developer’s Manual, Order Number: 325462-053 US January 2015. Page Vol. 1 5-29. 5.19 64-BIT MODE INSTRUCTIONS ... MOVZX (64-bits) Move doubleword to quadword, zero-extension In fact 32 to 64 bit zero extension isn't supported as per Vol. 2A 3-583. It is only spec'd for r/m8 and r/m16. There is a small chance that I'm misinterpreting that but then so is NASM which disallows this. Somebody's wrong and so I'd like an official ruling.
0 Kudos

Link Copied

1 Reply
MarkC_Intel
Moderator
‎03-10-2015 07:19 PM
1,085 Views

Yes, I believe that is a typo in Volume 1. I'll ask the documentation team to address it. Thank you for reporting this issue.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.