- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Does SFENCE(MFENCE) instruction ensure that preceding memory writes are actually propagated to the system bus, so the writes are visible by bus master peripheral devices? Or does it work in conjunction with MESI protocol and is guaranteed to propagate writes only between CPUs/cores?
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
We forwarded this question to our engineering contacts,one of whomresponded:
sfence does cause the so called "PCI posting" to be flushed to devices. The most common way to force a PCI posting flush is to do an mmio read from the device in question; per the PCI spec this will cause any buffered (posted) data to be flushed first.
==
![](/skins/images/7FC17B7B85029576C25F1E43CE255B51/responsive_peak/images/icon_anonymous_message.png)
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page