Intel® ISA Extensions
Use hardware-based isolation and memory encryption to provide more code protection in your solutions.
Announcements
This community is designed for sharing of public information. Please do not share Intel or third-party confidential information here.

permitted CR2 values

Beulich__Jan
Beginner
362 Views

Hello,

AVX512 instructions allowing memory fault suppression as well as V{,P}MASKMOV* are not well specified in terms of the CR2 values they may produce upon raising #PF for non-sequential enabled elements, especially when a page boundary is crossed within a range of disabled elements. Could it be made explicit whether the observable behavior on available hardware is the only permitted pattern, or whether e.g. more relaxed constraints apply here? (It's been a while since I've tried out V{,P}MASKMOV*, but iirc Intel and AMD hardware behavior actually disagrees in some specific cases, which suggests that some relaxation would likely better to be put in effect anyway.)

Thanks, Jan

0 Kudos
4 Replies
MarkC_Intel
Moderator
362 Views

Hi Jan, good question. We'll have to think about this one and get back to you. 

MarkC_Intel
Moderator
362 Views

Hi Jan, did some poking around. The sub-page bits in CR2 are implementation defined.  

Beulich__Jan
Beginner
362 Views

Thanks Mark! Any chance this could be stated by the SDM (unless it is already and I simply was unable to find it)?

MarkC_Intel
Moderator
362 Views

I am looking in to your SDM update request.

Reply