Intel® MPI Library
Get help with building, analyzing, optimizing, and scaling high-performance computing (HPC) applications.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
2275 Discussions

clusters of two virtual machines cannot be created ,the master can't access another

James_B_16
Beginner
‎09-02-2015 06:31 AM
701 Views

I want to create a cluster of two virtual machines. I have followed the file "parallel_studio_xe_2015_update3/doc/Install_Guide.htm#prerequisites". However, when I get the  eighth step in Prerequisites，it occurs this situation:

Yes,cws02 is the master node ,cws01 is the other node.It requires me to input my current virtual machines's key word,but after i enter that ,it stayed there so long and never changed.I can't understand.

After that ,I command "./install_GUI.sh",and it goes smoothly until it get the  installation step,it tell me this:

Yes,it cannot access cws01 using SSH command .I guess it is because of the eighth step previous.

But I can access cws01 using ssh command in Centos terminal.

 Yes,at last of the picture,I can access it.So ,What happend?What can I do?Can you give me a more detailed installation file?

0 Kudos

Link Copied

1 Reply
Artem_R_Intel1
Employee
‎09-03-2015 12:06 AM
701 Views

Hello James,

Could you please reload the attached screenshots - for some reasons I cannot see them (maybe temporary problem).

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.