Intel® Moderncode for Parallel Architectures
Support for developing parallel programming applications on Intel® Architecture.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1699 Discussions

Hyper-Threading Processor

yaumeileng
Beginner
‎09-29-2003 06:22 AM
714 Views
Below table is obtained from Intel online training on How to detect an HT processor.

It desible the register ebx bits to indentify the APIC IDs for all the processors.
ebx Bit 31 30 29 28 27 26 25 24
-----------------------------------
APIC ID P P P P P P P/L P/L
-----------------------------------
1
processor X X X X X X X X
-----------------------------------
2 logical
processors X X X X X X X L0/1
-----------------------------------
4 logical
processors X X X X X X L3/4 L3/4
--------------------------------------

Referring to the table above, why is it 4 logical processors,at the bits 24 and 25 is L3/4 ? Why not at bit 24 and 25 respectively L0/1 and L2/3?
What is L0/1, L3/4 represent? What does it mean?

Thank you!
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.