Intel® Moderncode for Parallel Architectures
Support for developing parallel programming applications on Intel® Architecture.

Store Buffer Forwarding Restriction on Size

duarten
Beginner
474 Views

Hi,

In reading section3.6.5.1 of the most recentIntel 64 and IA-32ArchitecturesOptimization Reference Manual, it seems that for theIntel Core microarchitecture a large load after a small store never stalls (for example, a word aligned 32 bit load after an 8 bit store). Am I interpreting it correctly?

Thank you,
Duarte Nunes
0 Kudos
2 Replies
jose-jesus-ambriz-me
474 Views
0 Kudos
duarten
Beginner
474 Views
But that pertains to theIntel NetBurst microarchitecture. I know the document says "Fixing store-forwarding problems for Intel NetBurst microarchitecture generally also avoids problems on Pentium M, Intel Core Duo and Intel Core 2 Duo processors", but I want to induce the "problem" (to avoid using a memory barrier), so I'm asking about the Intel Core microarchitecture (specifically, about the contents ofTable 3-2).
0 Kudos
Reply