Intel® Moderncode for Parallel Architectures
Support for developing parallel programming applications on Intel® Architecture.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1699 Discussions

miss cache

sammoura
Beginner
‎04-15-2010 11:31 AM
511 Views
Hi,
i still surprised with the result that i obtained when i runned the microbenchmark to detect the L1 and L2 miss caches for double type in multiplication matrix program. The L2 miss started in at a value of number of memory access upper (very >>)than the L1 miss one. And wich is more weird is that this value of L2 miss is upper than the miss L2 value of the type integer.Is it logical to obtain this!
My processor is intel core2duo cpuT7500 @2.2Ghz
Please help me!!!!!!!!!!!!!!!!!!!!!!!!!!!
Thanks a lot.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.